



# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/678,177	09/28/2000	Andrew D. Hospodor	K35A0653	2919	
26332	7590 07/12/2004		EXAMINER		
	DIGITAL CORP.	KADING, JOSHUA A			
20511 LAKE FOREST DRIVE C205 - INTELLECTUAL PROPERTY DEPARTMENT LAKE FOREST, CA 92630			ART UNIT	PAPER NUMBER	
			2661	7	
			DATE MAILED: 07/12/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)				
Office Action Summary		09/678,17		HOSPODOR ET AL.				
		Examiner		Art Unit				
		Joshua K		2661				
	MAILING DATE of this commun							
Period for Repl	•			(A) ==				
THE MAILIN  - Extensions of the after SIX (6) M  - If the period form - If NO period form - Failure to reply Any reply receives	NED STATUTORY PERIOD F IG DATE OF THIS COMMUN ime may be available under the provisions ONTHS from the mailing date of this com r reply specified above is less than thirty (3 r reply is specified above, the maximum so within the set or extended period for reply ived by the Office later than three months learn adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a). In no evenunication. 30) days, a reply within the stattatutory period will apply and will will, by statute, cause the app	ent, however, may a reply be tin utory minimum of thirty (30) day Il expire SIX (6) MONTHS from ication to become ABANDONE	nely filed  rs will be considered timely. Ithe mailing date of this communication. D (35 U.S.C. § 133).				
Status								
1)⊠ Respo	nsive to communication(s) file	ed on <u>26 A<i>pril</i> 2004</u> .						
2a)⊠ This a	This action is <b>FINAL</b> . 2b) This action is non-final.							
3) Since	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of	Claims							
4)⊠ Claim	Claim(s) <u>1-43</u> is/are pending in the application.							
4a) Of	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim	Claim(s) is/are allowed.							
6)⊠ Claim	Claim(s) <u>1-9,11-20,22-30 and 32-42</u> is/are rejected.							
7)⊠ Claim	Claim(s) <u>10,21,31 and 43</u> is/are objected to.							
8) Claim	B) Claim(s) are subject to restriction and/or election requirement.							
Application Pa	pers							
9)∐ The sp	ecification is objected to by th	ne Examiner.						
10) ☐ The dr	The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applica	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
•	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) <u> </u>	th or declaration is objected t	o by the Examiner. No	te the attached Office	Action or form PTO-152.				
Priority under	85 U.S.C. § 119							
a)	wledgment is made of a claim b) Some * c) None of: Certified copies of the priority Certified copies of the priority Copies of the certified copies application from the Internation attached detailed Office action	or documents have bee or documents have bee of the priority docume onal Bureau (PCT Rul	n received. n received in Applicati ents have been receive e 17.2(a)).	ion No ed in this National Stage				
Attachment(s)	organism Other (DTO 200)		4) [] Internitory (2000)	(DTO 442)				
	erences Cited (PTO-892) ftsperson's Patent Drawing Review (I	PTO-948)	4) Interview Summary Paper No(s)/Mail D	ate				
3) Information D	isclosure Statement(s) (PTO-1449 or Mail Date			Patent Application (PTO-152)				

#### **DETAILED ACTION**

# Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

5

Claims 1-9, 11-20, 22-30, and 32-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bertin et al. (U.S. Patent 5,600,638) in view of Fichou et al. (U.S. Patent 5,790,522).

10

In regard to claim 1, Bertin discloses "a switched node for use in a computer network comprising:(a) switching circuitry comprising more than two bi-directional ports for simultaneously transmitting data in multiple dimensions through the computer network (figure 3, elements 300, 301, and 302 where element 300 acts as the switching circuitry with switch 302, and bi-directional ports 301, where there are clearly more than two);

15

(b) a disk for storing data and a head actuated over the disk for writing data to and reading data from the disk (figure 3, element 306 where it is known in the art that a database, such as in figure 3, stores large quantities of data on a disk, like a hard disk, and retrieves the data using some sort of mechanical reader or head actuated over the disk)..."

20

However, Bertin lacks "...(c) a reservation facility for reserving resources for reading data from the disk and writing data to the disk to support a predetermined

Art Unit: 2661

i.

5

10

15

20

Quality-of-Service constraint with respect to data transmitted through the computer network." Fichou however, discloses "...(c) a reservation facility for reserving resources for reading data from the disk and writing data to the disk to support a predetermined Quality-of-Service constraint with respect to data transmitted through the computer network (figure 4, element 43 where the manager module 43 acts as the reservation facility to support the predetermined QoS as can be read in col. 6, lines 22-35 where the priority is a QoS constraint; it should be noted that by controlling the traffic by the manager module for each queue, the manager controls when the data in each queue is written (and then read) from the disk drive of Bertin, and thus reserves the drives resources for a given time period for each queue)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the reservation facility with the rest of the switched node for the purpose of allowing higher priority data through before lower priority data. The motivation being that higher priority data can be switched and transmitted efficiently and on time.

In regard to claim 2, Bertin and Fichou disclose the node of claim 1. However, Bertin lacks "the resources comprise memory for buffering the data read from the disk and written to the disk." Fichou however, further discloses "the resources comprise memory for buffering the data read from the disk and written to the disk (figure 4, element 42, where each queue holds the data that is waiting to be read or written to the disk and is controlled by the manager module)." It would have been obvious to one with

Art Unit: 2661

5

10

15

20

ordinary skill in the art at the time of invention to include the buffer with the node of claim 1 for the same reasons and motivation as in claim 1.

In regard to claim 3, Bertin and Fichou disclose the node of claim 1. However, Fichou lacks "the switching circuitry comprises a plurality of virtual lanes and the resources comprise at least one of the virtual lanes." Bertin however, further discloses "the switching circuitry comprises a plurality of virtual lanes and the resources comprise at least one of the virtual lanes (col. 10, lines 9-11 where the optimum routes act as the virtual lane chosen for the resources and by choosing implies that there are a plurality of virtual lanes for use by the switch; it should also be noted that although Bertin does not explicitly disclose virtual lanes, i.e. virtual circuits or paths, it is known in the art that with packet based communication systems there are virtual lanes that exist for each packet, as they are the path from the source to the destination and do not necessarily include every route taken in between)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the virtual lanes with the node of claim 1 for the same reasons and motivation as in claim 1.

In regard to claim 4, Bertin and Fichou disclose the node of claim 3. However, Bertin lacks "each virtual lane comprises a predetermined priority level." Fichou however, further discloses "each virtual lane comprises a predetermined priority level (col. 2, line 64 where the connection refers to the virtual lane)." It would have been

5

10

15

20

obvious to one with ordinary skill in the art at the time of invention to include the priority level with the node of claim 3 for the same reasons and motivation as in claim 3.

In regard to claim 5, Bertin and Fichou disclose the node of claim 3. However, Bertin lacks "the transmitted data is queued within each virtual lane in order of arrival into the switched node." Fichou however, further discloses "the transmitted data is queued within each virtual lane in order of arrival into the switched node (figure 4, elements 42 where the "RT", "NRT", and "NR" queues represent different virtual lanes)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the queues with the node of claim 3 for the same reasons and motivation as in claim 3.

In regard to claim 6, Bertin and Fichou disclose the node of claim 3. However, Bertin lacks "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data." Fichou however, further discloses "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data (col. 3, lines 53-61 where the different queues again represent different delay-sensitive data or transmission deadlines for corresponding data)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the transmission deadlines with the node of claim 3 for the same reasons and motivation as in claim 3.

Art Unit: 2661

5

10

15

20

In regard to claim 7, Bertin and Fichou disclose the node of claim 1. However, Bertin lacks "the switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry." Fichou however, further discloses "the switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry (figure 4, element 43 where the switch and ports represent the switching circuitry of Bertin as defined in claim 1 and the manager module must have processing circuitry in it in order to function)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the processing circuitry with the node of claim 1 for the same reasons and motivation as in claim 1.

In regard to claim 8, Bertin and Fichou disclose the node of claim 1. However, Fichou lacks "(a) the switching circuitry comprises linking circuitry for linking to a plurality of other switched nodes in the computer network; (b) the linking circuitry comprises a limited bandwidth; and (c) the resources comprise at least part of the linking circuitry bandwidth." Bertin however, further discloses "(a) the switching circuitry comprises linking circuitry for linking to a plurality of other switched nodes in the computer network (figure 3, elements 301 and 304 link the node to other nodes in the network); (b) the linking circuitry comprises a limited bandwidth (it is inherent in the design of all ports to have a limited bandwidth); and (c) the resources comprise at least part of the linking circuitry bandwidth (figure 3, element 301 where the ports contain the resources as in Fichou and the linking circuitry)." It would have been obvious to one with

Art Unit: 2661

5

10

15

20

ordinary skill in the art at the time of invention to include the linking circuitry with the node of claim 1 for the same reasons and motivation as in claim 1.

In regard to claim 9, Bertin and Fichou disclose the node of claim 1. However, Bertin lacks "(a) the switching circuitry comprises adapter circuitry for connecting to an external entity; and (b) the resources comprise at least part of the adapter circuitry." Fichou however, further discloses "(a) the switching circuitry comprises adapter circuitry for connecting to an external entity (figure 4, the XMT adapters connect the switching circuitry to an external entity); and (b) the resources comprise at least part of the adapter circuitry (figure 4, the XMT adapters queues contain the resources)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the adapters with the node of claim 1 for the same reasons and motivation as in claim 1.

In regard to claim 11, Bertin discloses "...disk drive comprising a head and a disk comprising a head and a disk (where it is known in the art that a database, such as in figure 3, stores large quantities of data on a disk, like a hard disk, and retrieves the data using some sort of mechanical reader or head actuated over the disk)..."

However, Bertin lacks "a method of reserving resources in a computer network to support a predetermined Quality-of-Service constraint with respect to a new access request to transmit data between a disk drive and a client computer, the computer network comprising a plurality of interconnected computer devices including a plurality of disk drives, each disk drive comprising a head and a disk, the method comprising the

Art Unit: 2661

5

10

15

20

steps of: (a) finding at least one disk drive out of the plurality of disk drives that can service the new access request while supporting the Quality-of-Service constraint for the new and existing access requests; and (b) reserving resources within the at least one disk drive to service the new access request."

Fichou however, discloses "a method of reserving resources in a computer network to support a predetermined Quality-of-Service constraint with respect to a new access request to transmit data between a disk drive and a client computer, the computer network comprising a plurality of interconnected computer devices including a plurality of disk drives, each disk drive comprising a head and a disk, the method comprising the steps of: (a) finding at least one disk drive out of the plurality of disk drives that can service the new access request while supporting the Quality-of-Service constraint for the new and existing access requests (col. 2, lines 35-41 where the network contains a plurality of nodes each containing a hard disk as in figure 1); and (b) reserving resources within the at least one disk drive to service the new access request (col. 6, lines 22-35 where the manager module for each queue controls the reserving of resources by controlling when the data in each queue is written (and then read) from the disk drive of Bertin, by doing this the drive resources are reserved for a given time period for each queue)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the disk drive with the rest of the method for the purpose of having a data storage unit. The motivation being that each switching unit is computerized and

Art Unit: 2661

needs a data storage unit to manage and change network topology information effectively.

In regard to claim 12, Bertin and Fichou disclose the method of claim 11.

However, Bertin lacks "the resources comprise memory for buffering the transmitted data." Fichou however, further discloses "the resources comprise memory for buffering the transmitted data (figure 4, element 42)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the buffer with the method of claim 11 for the same reasons and motivation as in claim 11.

10

15

5

In regard to claim 13, Bertin and Fichou disclose the method of claim 11.

However, Fichou lacks "the resources comprise network circuitry for communicating with the computer network." Bertin however, further discloses "the resources comprise network circuitry for communicating with the computer network (figure 3, elements 301 and 304 are used to communicate with the computer network as in figure 2)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the network circuitry with the method of claim 11 for the same reasons and motivation as in claim 11.

20

In regard to claim 14, Bertin and Fichou disclose the method of claim 13.

However, Fichou lacks "(a) the network circuitry comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in multiple dimensions through the

computer network; and (b) the resources comprise a virtual lane within the multi-port switching circuitry." Bertin however, further discloses "(a) the network circuitry comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in multiple dimensions through the computer network (figure 3, elements 301 and 304 show the multi-port circuitry and there are clearly multiple dimensions to transmit as each 301 has a different dimension); and (b) the resources comprise a virtual lane within the multi-port switching circuitry (col. 10, lines 9-11 where the optimum routes act as the virtual lane chosen for the resources; it should also be noted that although Bertin does not explicitly disclose virtual lanes, i.e. virtual circuits or paths, it is known in the art that with packet based communication systems there are virtual lanes that exist for each packet, as they are the path from the source to the destination and do not necessarily include every route taken in between)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the multi-port circuitry with the method of claim 13 for the same reasons and motivation as in claim 13.

15

20

10

5

In regard to claim 15, Bertin and Fichou disclose the method of claim 14.

However, Bertin lacks "each virtual lane comprises a predetermined priority level."

Fichou however, further discloses "each virtual lane comprises a predetermined priority level (col. 2, line 64 where the connection refers to the virtual lane)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the priority level with the method of claim 14 for the same reasons and motivation as in claim 14.

5

10

15

20

In regard to claim 16, Bertin and Fichou disclose the node of claim 14. However, Bertin lacks "the transmitted data is queued within each virtual lane in order of arrival into the switched node." Fichou however, further discloses "the transmitted data is queued within each virtual lane in order of arrival into the switched node (figure 4, elements 42 where the "RT", "NRT", and "NR" queues represent different virtual lanes)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the queues with the method of claim 14 for the same reasons and motivation as in claim 14.

In regard to claim 17, Bertin and Fichou disclose the method of claim 14.

However, Bertin lacks "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data." Fichou however, further discloses "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data (col. 3, lines 53-61 where the different queues again represent different delay-sensitive data or transmission deadlines for corresponding data)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the transmission deadlines with the method of claim 14 for the same reasons and motivation as in claim 14.

In regard to claim 18, Bertin and Fichou disclose the method of claim 14.

However, Bertin lacks "the multi-port switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry." Fichou however,

Art Unit: 2661

5

10

15

20

further discloses "the multi-port switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry (figure 4, element 43 where the switch and ports represent the switching circuitry of Bertin and the manager module must have processing circuitry in it in order to function)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the processing circuitry with the method of claim 14 for the same reasons and motivation as in claim 14.

In regard to claim 19, Bertin and Fichou disclose the method of claim 14.

However, Fichou lacks "(a) the multi-port switching circuitry comprises linking circuitry for linking a plurality of nodes in the computer network; (b) the linking circuitry comprises a limited bandwidth; and (c) the resources comprise at least part of the linking circuitry bandwidth." Bertin however, further discloses "(a) the multi-port switching circuitry comprises linking circuitry for linking a plurality of nodes in the computer network (figure 3, elements 301 and 304 link the node to other nodes in the network); (b) the linking circuitry comprises a limited bandwidth (it is inherent in the design of all ports to have a limited bandwidth); and (c) the resources comprise at least part of the linking circuitry bandwidth (figure 3, element 301 where the ports contain the resources as in Fichou and the linking circuitry)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the linking circuitry with the method of claim 14 for the same reasons and motivation as in claim 14.

5

10

15

20

In regard to claim 20, Bertin and Fichou disclose the method of claim 14.

However, Bertin lacks "(a) the multi-port switching circuitry comprises adapter circuitry for connecting to an external entity; and (b) the resources comprise at least part of the adapter circuitry." Fichou however, further discloses "(a) the multi-port switching circuitry comprises adapter circuitry for connecting to an external entity (figure 4, the XMIT adapters connect the switching circuitry to an external entity); and (b) the resources comprise at least part of the adapter circuitry (figure 4, the XMIT adapters queues contain the resources)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the adapters with the method of claim 14 for the same reasons and motivation as in claim 14.

In regard to claim 22, Bertin discloses "a computer network comprising: (a) a plurality of interconnected computer devices including a plurality of client computers and a plurality of disk drives for storing network data, each disk drive comprising a head and a disk (figure 2, where it is clear there a plurality of client computers and disk drives; figure 3, element 306 represents a disk drive with a head and disk as is known in the art; it should also be noted that figure 3 is a node of figure 2 as can be read in col. 8, lines 14-18); (b) a plurality of interconnected nodes (figure 2, where the nodes are clearly connected)…"

However, Bertin lacks "...(c) a reservation facility for reserving resources within the disk drives and the nodes to support a predetermined Quality-of-Service constraint

Art Unit: 2661

5

10

15

20

with respect to data transmitted between the disk drives and the client computers through the nodes of the computer network."

Fichou however, discloses "...(c) a reservation facility for reserving resources within the disk drives and the nodes to support a predetermined Quality-of-Service constraint with respect to data transmitted between the disk drives and the client computers through the nodes of the computer network (figure 4, element 43 where the manager module 43 acts as the reservation facility to support the predetermined QoS as can be read in col. 6, lines 22-35 where the priority is a QoS constraint; it should be noted that by controlling the traffic by the manager module for each queue, the manager controls when the data in each queue is written (and then read) from the disk drive of Bertin, and thus reserves the drives resources for a given time period for each queue)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the reservation facility with the rest of the network for the purpose of allowing higher priority data through before lower priority data. The motivation being that higher priority data can be switched and transmitted efficiently and on time.

In regard to claim 23, Bertin and Fichou disclose the network of claim 22. However, Bertin lacks "the resources comprise memory for buffering the transmitted data." Fichou however, further discloses "the resources comprise memory for buffering the transmitted data (figure 4, element 42)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the buffer with the network of claim 22 for the same reasons and motivation as in claim 22.

Art Unit: 2661

In regard to claim 24, Bertin and Fichou disclose the network of claim 22. However, Fichou lacks "the resources comprise network circuitry for communicating with the computer network." Bertin however, further discloses "the resources comprise network circuitry for communicating with the computer network (figure 3, elements 301 and 304 are used to communicate with the computer network as in figure 2)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the network circuitry with the network of claim 22 for the same reasons and motivation as in claim 22.

10

15

20

5

In regard to claim 25, Bertin and Fichou disclose the network of claim 24. However, Fichou lacks "(a) the network circuitry comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in multiple dimensions through the computer network; and (b) the resources comprise a virtual lane within the multi-port switching circuitry." Bertin however, further discloses "(a) the network circuitry comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in multiple dimensions through the computer network (figure 3, elements 301 and 304 show the multi-port circuitry and there are clearly multiple dimensions to transmit as each 301 has a different dimension); and (b) the resources comprise a virtual lane within the multi-port switching circuitry (col. 10, lines 9-11 where the optimum routes act as the virtual lane chosen for the resources; it should also be noted that although Bertin does not explicitly disclose virtual lanes, i.e. virtual circuits or paths, it is known in the art

Art Unit: 2661

Page 16

that with packet based communication systems there are virtual lanes that exist for each packet, as they are the path from the source to the destination and do not necessarily include every route taken in between)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the multi-port circuitry with the network of claim 24 for the same reasons and motivation as in claim 24.

In regard to claim 26, Bertin and Fichou disclose the network of claim 25. However, Bertin lacks "the transmitted data is queued within each virtual lane in order of arrival into the switched node." Fichou however, further discloses "the transmitted data is queued within each virtual lane in order of arrival into the switched node (figure 4, elements 42 where the "RT", "NRT", and "NR" queues represent different virtual lanes)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the queues with the network of claim 25 for the same reasons and motivation as in claim 25.

15

20

10

5

In regard to claim 27, Bertin and Fichou disclose the network of claim 25.

However, Bertin lacks "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data." Fichou however, further discloses "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data (col. 3, lines 53-61 where the different queues again represent different delay-sensitive data or transmission deadlines for corresponding data)." It would have been obvious to one with

Art Unit: 2661

5

10

15

20

ordinary skill in the art at the time of invention to include the transmission deadlines with the network of claim 25 for the same reasons and motivation as in claim 25.

In regard to claim 28, Bertin and Fichou disclose the network of claim 25.

However, Bertin lacks "the multi-port switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry." Fichou however, further discloses "the multi-port switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry (figure 4, element 43 where the switch and ports represent the switching circuitry of Bertin and the manager module must have processing circuitry in it in order to function)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the processing circuitry with the network of claim 25 for the same reasons and motivation as in claim 25.

In regard to claim 29, Bertin and Fichou disclose the network of claim 25.

However, Fichou lacks "(a) the multi-port switching circuitry comprises linking circuitry for linking the nodes in the computer network; (b) the linking circuitry comprises a limited bandwidth; and (c) the resources comprise at least part of the linking circuitry bandwidth." Bertin however, further discloses "(a) the multi-port switching circuitry comprises linking circuitry for linking the nodes in the computer network (figure 3, elements 301 and 304 link the node to other nodes in the network); (b) the linking circuitry comprises a limited bandwidth (it is inherent in the design of all ports to have a

Art Unit: 2661

5

10

15

20

limited bandwidth); and (c) the resources comprise at least part of the linking circuitry bandwidth (figure 3, element 301 where the ports contain the resources as in Fichou and the linking circuitry)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the linking circuitry with the network of claim 25 for the same reasons and motivation as in claim 25.

In regard to claim 30, Bertin and Fichou disclose the network of claim 25.

However, Bertin lacks "(a) the multi-port switching circuitry comprises adapter circuitry for connecting to an external entity; and (b) the resources comprise at least part of the adapter circuitry." Fichou however, further discloses "(a) the multi-port switching circuitry comprises adapter circuitry for connecting to an external entity (figure 4, the XMIT adapters connect the switching circuitry to an external entity); and (b) the resources comprise at least part of the adapter circuitry (figure 4, the XMIT adapters queues contain the resources)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the adapters with the network of claim 25 for the same reasons and motivation as in claim 25.

In regard to claim 32, Bertin and Fichou disclose the network of claim 22.

However, Fichou lacks "each node comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in multiple dimensions through the computer network." Bertin however, further discloses "the network circuitry comprises multi-port switching circuitry for simultaneously transmitting the transmitted data in

Art Unit: 2661

5

10

15

20

multiple dimensions through the computer network (figure 3, elements 301 and 304 show the multi-port circuitry and there are clearly multiple dimensions to transmit as each 301 has a different dimension)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the switching circuitry with the network of claim 22 for the same reasons and motivation as in claim 22.

In regard to claim 33, Bertin discloses "a computer network comprising: (a) a plurality of interconnected computer devices including a plurality of client computers and a plurality of disk drives for storing network data, the disk drives each comprising a head and a disk (figure 2, where it is clear there a plurality of client computers and disk drives; figure 3, element 306 represents a disk drive with a head and disk as is known in the art; it should also be noted that figure 3 is a node of figure 2 as can be read in col. 8, lines 14-18); (b) a plurality of interconnected nodes (figure 2, where the nodes are clearly connected)…"

However, Bertin lacks "...(c) a reservation facility for reserving resources within the disk drives and the nodes to support a predetermined Quality-of-Service constraint with respect to data transmitted between the disk drives through the nodes of the computer network."

Fichou however, discloses "...(c) a reservation facility for reserving resources within the disk drives and the nodes to support a predetermined Quality-of-Service constraint with respect to data transmitted between the disk drives through the nodes of the computer network (figure 4, element 43 where the manager module 43 acts as the

reservation facility to support the predetermined QoS as can be read in col. 6, lines 22-35 where the priority is a QoS constraint; it should be noted that by controlling the traffic by the manager module for each queue, the manager controls when the data in each queue is written (and then read) from the disk drive of Bertin, and thus reserves the drives resources for a given time period for each queue)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the reservation facility with the rest of the network for the purpose of allowing higher priority data through before lower priority data. The motivation being that higher priority data can be switched and transmitted efficiently and on time.

10

15

20

5

In regard to claim 34, Bertin discloses "a switched fabric computer network comprising: (a) a plurality of interconnected nodes for simultaneously transmitting data in multiple dimensions through the computer network (figure 2 shows the interconnected nodes and figure 3, elements 301 and 304 show circuitry for transmitting through multiple dimensions), each node comprising: switching circuitry comprising more than two bi-directional ports (figure 3, elements 300, 301, and 302 where element 300 acts as the switching circuitry with switch 302, and bi-directional ports 301, where there are clearly more than two); a disk for storing data (figure 3, element 306); and a head actuated over the disk for writing [the stored] data to and reading [the stored] data from the disk (figure 3, element 306 where it is known in the art that databases are storage devices that contain large amounts of data on a disk and, as is known in the art, the disk is read and written to with an actuated head)..."

5

10

15

20

However, Bertin lacks "...(b) a reservation facility for reserving resources associated with [the stored] data read from the disk and written to the disk to support a predetermined Quality-of-Service constraint with respect to data transmitted between the interconnected nodes and client computers connected to the switched fabric computer network; and (c) a scheduling facility, responsive to the resources reserved by the reservation facility, for scheduling the transmission of the transmitted data through the interconnected nodes to support the predetermined Quality-of-Service constraint."

Fichou however, discloses "...(b) a reservation facility for reserving resources associated with [the stored] data read from the disk and written to the disk to support a predetermined Quality-of-Service constraint with respect to data transmitted between the interconnected nodes and client computers connected to the switched fabric computer network (figure 4, element 43 where the manager module 43 acts as the reservation facility to support the predetermined QoS as can be read in col. 6, lines 22-35 where the priority is a QoS constraint; it should be noted that by controlling the traffic by the manager module for each queue, the manager controls when the data in each queue is written (and then read) from the disk drive of Bertin, and thus reserves the drives resources for a given time period for each queue); and (c) a scheduling facility, responsive to the resources reserved by the reservation facility, for scheduling the transmission of the transmitted data through the interconnected nodes to support the predetermined Quality-of-Service constraint (figure 4, in the XMIT adapters there is a scheduler or scheduling facility)."

Art Unit: 2661

5

10

15

20

It would have been obvious to one with ordinary skill in the art at the time of invention to include the reservation facility and the scheduling facility with the rest of the network for the purpose of allowing higher priority data through before lower priority data. The motivation being that higher priority data can be switched and transmitted efficiently and on time.

In regard to claim 35, Bertin and Fichou disclose the network of claim 34. However, Bertin lacks "the resources comprise memory for buffering the transmitted data." Fichou however, further discloses "the resources comprise memory for buffering the transmitted data (figure 4, element 42)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the buffer with the network of claim 34 for the same reasons and motivation as in claim 34.

In regard to claim 36, Bertin and Fichou disclose the network of claim 34.

However, Fichou lacks "the resources comprise network circuitry for communicating with the switched fabric computer network." Bertin however, further discloses "the resources comprise network circuitry for communicating with the switched fabric computer network (figure 3, elements 301 and 304 are used to communicate with the computer network as in figure 2)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the network circuitry with the network of claim 34 for the same reasons and motivation as in claim 34.

5

10

15

20

In regard to claim 37, Bertin and Fichou disclose the network of claim 34.

However, Fichou lacks "the switching circuitry comprises a plurality of virtual lanes and the resources comprise at least one of the virtual lanes." Bertin however, further discloses "the switching circuitry comprises a plurality of virtual lanes and the resources comprise at least one of the virtual lanes (col. 10, lines 9-11 where the optimum routes act as the virtual lane chosen for the resources and by choosing implies that there are a plurality of virtual lanes for use by the switch; it should also be noted that although Bertin does not explicitly disclose virtual lanes, i.e. virtual circuits or paths, it is known in the art that with packet based communication systems there are virtual lanes that exist for each packet, as they are the path from the source to the destination and do not necessarily include every route taken in between)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the virtual lanes with the network of claim 34 for the same reasons and motivation as in claim 34.

In regard to claim 38, Bertin and Fichou disclose the network of claim 37.

However, Bertin lacks "the transmitted data is queued within each virtual lane in order of arrival into the switched node." Fichou however, further discloses "the transmitted data is queued within each virtual lane in order of arrival into the switched node (figure 4, elements 42 where the "RT", "NRT", and "NR" queues represent different virtual lanes)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the queues with the network of claim 37 for the same reasons and motivation as in claim 37.

Art Unit: 2661

5

10

15

20

In regard to claim 39, Bertin and Fichou disclose the network of claim 37.

However, Bertin lacks "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data." Fichou however, further discloses "the transmitted data is queued within each virtual lane with respect to transmission deadlines associated with the transmitted data (col. 3, lines 53-61 where the different queues again represent different delay-sensitive data or transmission deadlines for corresponding data)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the transmission deadlines with the network of claim 37 for the same reasons and motivation as in claim 37.

In regard to claim 40, Bertin and Fichou disclose the network of claim 34.

However, Bertin lacks "the switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry." Fichou however, further discloses "the switching circuitry comprises processing circuitry and the resources comprise at least part of the processing circuitry (figure 4, element 43 where the switch and ports represent the switching circuitry of Bertin as defined in claim 1 and the manager module must have processing circuitry in it in order to function)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the processing circuitry with the network of claim 34 for the same reasons and motivation as in claim 34.

Art Unit: 2661

5

10

15

20

In regard to claim 41, Bertin and Fichou disclose the network of claim 34.

However, Fichou lacks "(a) the switching circuitry comprises linking circuitry for linking to [a plurality of] other switched nodes in the computer network; (b) the linking circuitry comprises a limited bandwidth; and (c) the resources comprise at least part of the linking circuitry bandwidth." Bertin however, further discloses "(a) the switching circuitry comprises linking circuitry for linking to [a plurality of] other switched nodes in the computer network (figure 3, elements 301 and 304 link the node to other nodes in the network); (b) the linking circuitry comprises a limited bandwidth (it is inherent in the design of all ports to have a limited bandwidth); and (c) the resources comprise at least part of the linking circuitry bandwidth (figure 3, element 301 where the ports contain the resources as in Fichou and the linking circuitry)." It would have been obvious to one with ordinary skill in the art at the time of invention to include the linking circuitry with the network of claim 34 for the same reasons and motivation as in claim 34.

In regard to claim 42, Bertin and Fichou disclose the network of claim 34. However, Bertin lacks "(a) the switching circuitry comprises adapter circuitry for connecting to an external entity; and (b) the resources comprise at least part of the adapter circuitry." Fichou however, further discloses "(a) the switching circuitry comprises adapter circuitry for connecting to an external entity (figure 4, the XMT adapters connect the switching circuitry to an external entity); and (b) the resources comprise at least part of the adapter circuitry (figure 4, the XMT adapters queues contain the resources)." It would have been obvious to one with ordinary skill in the art

Art Unit: 2661

5

10

15

20

at the time of invention to include the adapters with the network of claim 34 for the same reasons and motivation as in claim 34.

## Allowable Subject Matter

Claims 10, 21, 31, and 43 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Response to Arguments

Applicant's arguments, see REMARKS, page 13, lines 1-20, filed 26 April 2004, with respect to claims 10, 21, 31, and 43 have been fully considered and are persuasive. The rejections of claims 10, 21, 31, and 43 have been withdrawn.

Applicant's arguments filed 26 April 2004 have been fully considered but they are not persuasive.

Applicant argues, for claim 1 and claims 7-9 for reading and writing to the disk, that Fichou does not disclose "reserving resources for reading data from a disk and writing data to a disk." Examiner respectfully disagrees. As stated in col. 6, lines 22-35 of Fichou, the manager module has control over the data from the queues that enter the switch fabric. When data is read or written to the database (and thus the disk drive) from/to the queues, the database can only write or read one data item at a time per line.

Since only one item can be read or written at a time, the resources must be reserved for the period of time which the writing or reading is taking place. Thus Fichou implicitly discloses the reserving disk resources for reading and writing.

Regarding claims 11, 22, and 33 applicant argues that Fichou does not disclose reserving the resources within the disk drive. Examiner respectfully disagrees. As explained for claim 1, Fichou's manager module controls access to the disk drive and since only one data item at a time per line can enter and be processed, the manager effectively is reserving the resources within the disk drive for access by the data item being read or written.

For claim 2 applicant argues that neither Bertin nor Fichou discloses a reservation facility. Examiner respectfully disagrees. It is clearly stated in claim 1 (parent claim of claim 2) that the reservation facility is in figure 4, element 43.

15

20

10

5

Regarding claims 3-6 applicant argues that neither Bertin nor Fichou disclose "the virtual lanes". Examiner respectfully disagrees. As in the rejection, Fichou clearly shows the existence of virtual lanes in figure 4. Elements "RT", "NRT", and "NR" represent different queues storing data for further processing. These queues represent the different virtual lanes that data travels on.

#### Conclusion

5

10

15

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua Kading whose telephone number is (703) 305-0342. The examiner can normally be reached on M-F: 8:30AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Douglas Olms can be reached on (703) 305-4703. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2661

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Joshua Kading Examiner

Art Unit 2661

10 July 1, 2004

KENNETH VANDERPUYE PRIMARY EXAMINER